

1, 9, 10, 12, 23, 24, 28, 29, 31, 37, 40

WHAT IS CLAIMED IS:

1 ~~2~~. A circuit for controlling a laser diode, comprising:

2        a bias circuit coupled to said laser diode for setting a DC  
3        operating point of said laser diode;

4 an amplifier having an output coupled to said laser diode  
5 for superimposing an AC signal on said DC operating point, *chg lens*

6 wherein said amplifier has a control input for controlling a  
7 maximum output swing of said amplifier;

8        a control circuit coupled to said control input for setting  
9        said maximum output swing; and

0        a programmable memory coupled to said control circuit for  
1        storing values for controlling said maximum output swing.

1 ~~2.~~ The circuit of Claim 1, wherein said programmable memory is a  
2 one-time-programmable memory.

1 ~~3~~. The circuit of Claim 1, wherein said programmable memory is  
2 an electrically-erasable memory.

3

1 4. The circuit of Claim 1, wherein said control circuit  
2 comprises a current source coupled to said programmable memory  
3 and having an output coupled to said control input of said  
4 amplifier for providing control of said maximum output swing in  
5 response to settings within said programmable memory.

1

1 5. The circuit of Claim 4, wherein said programmable memory is a  
2 analog memory, and wherein said current source comprises a  
3 voltage controlled <sup>244</sup> current source having an input coupled to an  
4 output of said analog memory and an output coupled to said  
5 amplifier for controlling said maximum output swing.

1

1 6. The circuit of Claim 4, wherein said current source  
2 comprises a digitally programmable current source.

1

1

0985970-051601

1 7. The circuit of Claim 6, wherein said digitally programmable  
2 current source comprises:

3 a plurality of current sources having a fixed current  
4 scaled in sequence by powers of two; and

5 a plurality of switches, wherein each of said plurality of  
6 switches is coupled to an associated one of said plurality of  
7 current sources, whereby a digital signal set coupled to control  
8 inputs of said plurality of switches sets a current level  
9 determined by a binary value of said digital signal set.


9  
7

9 30

1 8. The circuit of Claim 7, wherein said digitally programmable  
2 current source further comprises a shift register having a  
3 plurality of bit storage latches, wherein each of said plurality  
4 of latches is coupled to an associated one of said plurality of  
5 switches, whereby data from said programmable memory may be  
6 shifted in to control said plurality of switches to set said  
7 current level.

Fig 3

005570-051601



06987-01-1

11. The method of Claim 9, wherein said modulating is performed via an amplifier having settable maximum and minimum output levels, and wherein said controlling sets said maximum and minimum output levels.

11. The method of Claim 9, wherein said modulating is performed  
via an amplifier having settable maximum and minimum output  
levels, and wherein said controlling sets said maximum and  
minimum output levels.

5

1 12. A circuit for controlling a laser diode, comprising:

2 a bias circuit coupled to said laser diode for setting a DC  
3 operating point of said laser diode;

4 an amplifier having an output coupled to said laser diode  
5 for superimposing an AC signal on said DC operating point;

6 a control circuit for coupling said output of said  
7 amplifier to said laser diode, said circuit having an adjustable  
8 response whereby a transition time of said AC signal may be  
9 adjusted; and

10 a programmable memory coupled to said control circuit for  
11 setting said transition time.

1

1 13. The circuit of Claim 12, wherein said control circuit is a  
2 programmable capacitor array for setting a coupling capacitance  
3 coupling said output of said amplifier to said laser diode.

4

09859570-051601

4  
1 14. The circuit of Claim 13, wherein said programmable capacitor

2 array comprises:

3 a plurality of capacitors having a capacitance scaled in  
4 sequence by powers of two; and

5 a plurality of switches, wherein each of said plurality of  
6 switches is coupled to an associated one of said plurality of  
7 capacitors, whereby a digital signal set coupled to control  
8 inputs of said plurality of switches sets a capacitance  
9 determined by a binary value of said digital signal set.

1  
1 15. The circuit of Claim 14, wherein said programmable capacitor  
2 array further comprises a shift register having a plurality of  
3 bit storage latches, wherein each of said plurality of latches  
4 is coupled to an associated one of said plurality of switches,  
5 whereby data from said programmable memory may be shifted in to  
6 control said plurality of switches to set said capacitance.

1  
1 16. The circuit of Claim 13, wherein said control circuit  
2 comprises a second amplifier coupled to said programmable  
3 capacitor array, whereby a response of said second amplifier is  
4 adjustable.

5

100550-025650

Fig 3

*1*

5

1 17. The circuit of Claim 12, wherein said control circuit  
2 comprises a second amplifier coupled to said programmable  
3 memory, whereby a response of said second amplifier is  
4 adjustable. *UGN 54*

1

1 18. The circuit of Claim 12, wherein said amplifier has a  
2 control input for controlling maximum output swing of said  
3 amplifier, and wherein said programmable memory is further  
4 coupled to said control input for setting said maximum output  
5 swing.

1

1 19. The circuit of Claim 18, further comprising a second control  
2 circuit coupled to said programmable memory and having an output  
3 coupled to said control input of said amplifier for providing  
4 control of said maximum output swing in response to settings  
5 within said programmable memory.

1

1 20. The circuit of Claim 19, wherein said second control circuit  
2 comprises a programmable current source.

1

0985950 0255850

1 21. The circuit of Claim 20, wherein said programmable current  
2 source comprises:

3 a plurality of current sources having a fixed current  
4 scaled in sequence by powers of two; and

5 a plurality of switches, wherein each of said plurality of  
6 switches is coupled to an associated one of said plurality of  
7 current sources, whereby a digital signal set coupled to control  
8 inputs of said plurality of switches sets a current level  
9 determined by a binary value of said digital signal set.

1  
22. The circuit of Claim 21, further comprising a shift register  
2 having a plurality of bit storage latches, wherein each of said  
3 plurality of latches is coupled to an associated one of said  
4 plurality of switches, whereby data from said programmable  
5 memory may be shifted in to control said plurality of switches  
6 to set said current level.

0985950 02565860



7  
1 23. A circuit for controlling a laser diode, comprising:  
2 a bias circuit coupled to said laser diode for setting a DC  
3 operating point of said laser diode;  
4 a modulation signal source coupled to said laser diode for  
5 superimposing an AC signal on said DC operating point;  
6 a programmable memory for storing values for controlling  
7 parameters of said circuit; and  
8 means for controlling a transition time of said modulation  
9 signal source in conformity with said values.

109T50" 02565860  
1  
1 24. A method for operating a laser diode, comprising:  
2 retrieving values stored in a programmable memory;  
3 biasing said laser diode at a DC operating point;  
4 modulating an intensity of said laser diode with a  
5 modulating signal; and  
6 adjusting a transition time of said modulating signal in  
7 conformity with said values.

1  
1 25. The method of Claim 24, wherein said modulating signal is  
2 supplied to said laser diode through a capacitor, and wherein  
3 said adjusting sets a capacitance of said capacitor.

1 26. The method of Claim 24, further comprising controlling a  
2 maximum swing of said modulating signal in conformity with one  
3 of said values.

1  
1 27. The method of Claim 26, wherein said modulating is performed  
2 via an amplifier having settable maximum output signal swing,  
3 and wherein said controlling further sets said maximum output  
4 signal swing.

5

09859570-051601  
"04559560"

5

1 28. An integrated circuit for controlling a laser diode, wherein  
2 said integrated circuit comprises:

3 a bias control circuit for controlling a DC operating point  
4 of said laser diode;

5 a swing control circuit for controlling the maximum  
6 amplitude of an AC modulating signal coupled to said laser  
7 diode; and

8 a programmable memory for supplying programmed values to  
9 said bias control circuit and said swing control circuit whereby  
10 said maximum amplitude and said DC operating point are set in  
11 conformity with said programmed values.

1

1 29. An integrated circuit for controlling a laser diode, wherein  
2 said integrated circuit comprises:

3 a bias control circuit for controlling a DC operating point  
4 of said laser diode;

5 a response control circuit for controlling the transition  
6 time of an AC modulating signal coupled to said laser diode; and

7 a programmable memory for supplying programmed values to  
8 said bias control circuit and said gain control circuit whereby  
9 said transition time and said DC operating point are set in  
10 conformity with said programmed values.

0985970-051601

1 30. The integrated circuit of Claim 29, further comprising a  
2 swing control circuit for controlling a maximum swing of said AC  
3 modulating signal, and wherein said programmable memory is  
4 further used for supplying programmed values to said gain  
5 control circuit whereby said maximum swing of said modulating  
6 signal and said DC operating point are set in conformity with  
7 said programmed values. *when say it's inherent*

1 31. The integrated circuit of Claim 30, further comprising an  
2 under-voltage lockout circuit for preventing operation of said  
3 bias control circuit unless a voltage supplied to said  
4 integrated circuit exceeds a predetermined level.

1 32. The integrated circuit of Claim 30, wherein said bias  
2 control circuit comprises a bandgap reference for supplying a  
3 reference voltage for generating a laser bias voltage, and  
4 wherein said undervoltage lockout circuit disconnects an output  
5 of said bandgap reference unless a voltage from said bias  
6 control circuit exceeds a predetermined level.

1 33. The integrated circuit of Claim 30, further comprising a  
2 power on reset circuit for preventing operation of said bias  
3 control circuit until an initialization time has elapsed.

095570 025560  
FOI 50

1 34. The integrated circuit of Claim 33, wherein said bias  
2 control circuit comprises a bandgap reference for supplying a  
3 reference voltage for generating a laser bias voltage, and  
4 wherein said power on reset circuit disconnects an output of  
5 said bandgap reference from said bias control circuit until said  
6 initialization time has elapsed.

1  
1 35. The integrated circuit of Claim 34, further comprising an  
2 under-voltage lockout circuit for preventing operation of said  
3 bias control circuit until a voltage supplied to said integrated  
4 circuit has reached a predetermined level, and wherein a start  
5 of said initialization time is determined by the end of said  
6 under-voltage lockout circuit preventing operation.

09859570.051601

7

1 36. The integrated circuit of Claim 35, further comprising:

2 a logic AND gate for combining said output of said power on  
3 reset circuit and an output of said under-voltage lockout  
4 circuit; and

5 a buffer for coupling said output of said bandgap reference  
6 to said bias control circuit, said buffer having a control input  
7 for disabling said buffer, wherein said control input is coupled  
8 to an output of said logic AND gate for disconnecting said bias  
9 control circuit until a voltage supplied to said integrated  
10 circuit has reached a predetermined level and until said  
11 initialization time has elapsed.

12

09859570-051601

12

1 37. A circuit for controlling a laser diode, comprising:

2 a bias circuit coupled to said laser diode for setting a DC  
3 operating point of said laser diode, said bias circuit having a  
4 power supply input coupled to a power supply rail;

5 a voltage reference coupled to said power supply rail for  
6 biasing a monitor diode optically coupled to said laser diode,  
7 such that variations in said power supply rail are not reflected  
8 in the bias imposed on said monitor diode, and wherein said

9 voltage reference is further coupled to said bias circuit; and

10 a programmable memory coupled to said bias circuit for  
11 setting said DC operating point.

1 38. The circuit of Claim 37, wherein said programmable memory is  
2 a one-time-programmable memory.

1 39. The circuit of Claim 37, wherein said programmable memory is  
2 an electrically erasable memory.

3

095570-051601

3 40. The circuit of Claim 37, wherein further comprising a bias  
4 resistor for coupling an output of said voltage reference to  
5 said monitor diode, whereby a gain of said bias circuit can be  
6 set by the value of said bias resistor.

1  
1 41. The circuit of Claim 37, wherein said bias circuit includes  
2 a programmable resistor array, wherein a resistance value is  
3 programmed via values stored within said programmable memory.

1  
1 42. The circuit of Claim 37, wherein said programmable memory is  
2 an analog memory and wherein said bias circuit further comprises  
3 a transistor having a gate coupled to an output of said analog  
4 memory for producing a resistance for controlling said bias  
5 circuit in conformity with values stored within said analog  
6 memory.

1  
1 43. The circuit of Claim 42, wherein said bias circuit further  
2 comprises a voltage controlled current source coupled to said  
3 monitor diode including a resistor having thermal resistance  
4 variation characteristics matched to thermal resistance  
5 variation characteristics of said programmable resistor array,  
6 whereby thermal variations in said resistor and said resistor  
7 array are cancelled.



1 44. The circuit of Claim 37, further comprising:

2 an under-voltage lockout circuit; and

3 a power-on reset circuit, wherein said under-voltage  
4 lockout circuit and said power-on reset circuit are coupled to  
5 said voltage reference for disabling said voltage reference  
6 until a voltage supplied to said integrated circuit has reached  
7 a predetermined level and an initialization time has elapsed.

1

1 45. A circuit for controlling a laser diode, comprising:

2 a bias circuit coupled to said laser diode for setting a DC  
3 operating point of said laser diode, said bias circuit having a  
4 power supply input coupled to a power supply rail;

5 a voltage reference coupled to said power supply rail for  
6 biasing a monitor diode optically coupled to said laser diode,  
7 such that variations in said power supply rail are not reflected  
8 in the bias imposed on said monitor diode, and wherein said  
9 voltage reference is further coupled to said bias circuit; and

10 a programmable memory for storing values for controlling  
11 parameters of said circuit; and

12 means for controlling said DC operating point in conformity  
13 with said values.

14

095500255500

46. An integrated circuit having electrical connections for controlling a laser diode, said integrated circuit comprising:

- a bias circuit coupled to said laser diode for setting a DC operating point of said laser diode, said bias circuit having a power supply input coupled to a first one of said electrical connections;
- a voltage reference coupled to said power supply rail and having an output coupled to a second one of electrical connections for biasing a monitor diode optically coupled to said laser diode, such that variations in said power supply rail are not reflected in the bias imposed on said monitor diode, and wherein said voltage reference is further coupled to said bias circuit;
- a programmable memory coupled to said bias circuit for setting said DC operating point.

16

16

1 47. The integrated circuit of Claim 46, further comprising:  
2 a control circuit coupled to a third one of said electrical  
3 connections for coupling an output of an external modulation  
4 amplifier for supplying an AC modulating signal to said laser  
5 diode through a fourth one of said electrical connections, said  
6 control circuit having an adjustable response whereby a  
7 transition time of said AC signal may be adjusted; and  
8 a programmable memory coupled to said control circuit for  
9 setting said transition time.

1 48. The integrated circuit of Claim 47, wherein said external  
2 modulation amplifier further includes a control input for  
3 controlling a maximum output swing of said amplifier, and  
4 wherein said integrated circuit further comprises:  
5 a control circuit coupled to said control input through a  
6 fifth one of said electrical connections; and  
7 a programmable memory coupled to said control circuit for  
8 setting said maximum output swing.

0985970 0455860  
T09T50"051604

9

9

1 49. The integrated circuit of Claim 46, further comprising an  
2 under-voltage lockout circuit for disabling operation of said  
3 bias circuit when a voltage of said power supply input is below  
4 a predetermined level, and wherein said under-voltage lockout  
5 circuit further disables said voltage reference output on said  
6 second one of said electrical connections to provide external  
7 circuits with under-voltage lockout protection.

1

1 50. The integrated circuit of Claim 46, further comprising a  
2 power-on reset circuit for disabling operation of said bias  
3 circuit before an initialization time has elapsed, and wherein  
4 said power-on reset circuit further disables said voltage  
5 reference output on said second one of said electrical  
6 connections to provide external circuits with power-on reset  
7 timing.

8

00959570-054604